Variable-energy positron annihilation depth-profiling has been applied to the study of the Si/SiOz interface in Al-gate metal-oxide-semiconductor (MOS) structures. For both n-and ptype silicon under conditions of negative gate bias, the positron annihilation S-factor characteristic of the interface (Sint) is substantially modified. Temperature and annealing behavior, combined with known MOS physics, suggest strongly that Sint'depends directly on holes at interface states or traps at the Si/SiO? interface.
Positron beam profiling, successfully introduced in the late 70's, can be utilized as a tool for depth profiling with high sensitivity to defects and is nondestructive. ' Positron annihilation appears to be a useful tool for studying multilayer structures. Pioneer quantitative research on Si/SiOZ interface using a positron beam was initiated by Nielsen et al. ' Later, Uedono et a1.3 applied the same technique to the metal-oxide-semiconductor (MOS) structure, but their reported results contain a dilliculty in understanding the dependence on the gate bias. In this paper, data measured at room temperature and at 35 K provide a consistent picture of the bias dependence and suggest that positron annihilation at the Si/SiOZ interface represents a direct probe for trapping of holes at the interface.
Positrons were implanted into the MOS sample through a front metallic surface to which a gate voltage was applied. The semiconductor substrate was grounded during the experiment and a Ge 'y-ray detector, for positron annihilation monitoring, was located behind the sample on the opposite side of the beam. Details of the positron beam apparatus can be found in Ref. 4 .
The monoenergetic positrons impinge the sample and lose energy rapidly via various inelastic collisions in -10 -I2 s. The thermalized positrons then move with a velocity which depends on their thermal energy and, in the end, annihilate with electrons producing two y rays ( -5 11 keV) . For each data point -lo6 annihilation y-ray events were recorded and this corresponds to a total ionizing radiation dose of < 6 X lo3 rad (Si02) for a typical measurement curve. Due to the momentum of the electron, the annihilation y-ray spectrum is Doppler broadened. The broadening depends mainly on the electron momentum distribution at the annihilation site.
The degree of broadening (i.e., average electron momentum) can be quantified by an S (for shape) parameter which is defined as the ratio of the number of counts in a fixed energy window at the center to the total number of counts in the spectrum. ' In other words, a large S, equivalent to a sharp spectrum, refers to a small electron momentum. On the contrary, a broad spectrum as a result of large electron momentum will give a small S. Open volume defects usually produce a lower electron momentum,' therefore a high S. In semiconductors, defects of the order ofppm produce an observable signal.' But the sensitivity at interface is not well known at the present time.
One can normalize the S parameter with respect to the S parameter for the bulk silicon (Sb) to obtain a more absolute measurement. S, can be found by increasing the positron beam energy to higher values so that the positrons annihilate in the bulk silicon. The normalization was checked by all measurements being reproducible independent of the experimental sequence.
The samples were n-and p-type Si( 100) substrates upon which a 50-nm oxide was thermally grown at 1000 "C under dry/HCl conditions. Aluminum dots of 1. 13-cm2 area and 50-nm thickness evaporated on top of the oxide acted as the gate electrode. Backside contact was provided by Al. The first set of samples had no post-metal anneal and had a doping of about 4 X lOi cm-3 and 8 X 1015 -3 for n-and p-type substrates, respectively. The seczz set of samples were FG (forming gas: 90% N2/10% Hz) annealed at 400 "C! for 20 min. The doping for the FG annealed samples was 3.3 x lOI cmm3 and 4.3 x 1015 cm-3 for II-and p-type, respectively. The purpose of the FG post-metal anneal is to reduce the interface-state trap density (oit).6 Standard C-V measurements were performed to extract MOS parameters such as Dip The electrical contact and the integrity of the oxide were monitored throughout the length of the experiment, to ensure negligible oxide current.
The normalized S parameter as a function of the incident positron energy (E) for a given gate voltage ( V,) was recorded and will be referred to as an S-E curve. Data of normalized S parameter as a function of gate voltage, V, at a given incident positron energy will be referred to as an S-V curve. Normalized S-parameter data as a function of time at a given gate voltage will be referred to as an S-T curve. Figure 1 shows a group of S-E curves for samples with no FG anneal, at various gate voltages, with a depth scale appended at the top. The depth scale is obtained by a power law and the positron implantation profile is described by a Gaussian derivative.' At low incident energy, positrons annihilate predominantly near the sample surface and therefore give an S-parameter characteristic of the surface which depends on the surface condition. As the incident energy is increased, positrons penetrate deeper, first passing the Al layer and then the oxide layer. For energies larger than about 4 keV, a considerable amount ( > 60%) of positrons is implanted into the bulk silicon and the in3uence of the induced electric field in the silicon becomes clearly evident (Fig. 1 ) .-The electric field influence is diminished as the positron mean implantation depth extends into the neutral silicon bulk beyond the electric field region. Finally, at high incident energies, positrons are implanted deep into the field-free region of the bulk substrate and produce the characteristic Sb (used for normalization).
Though the Si/Si02 interface appears at -3.0 keV from the mean depth scale, the interplay between the diffusion and the implantation profile makes the interface signal most sensitive at -4.5 keV as revealed for both n and p samples in Fig. 1 . To clarify the gate voltage dependence of the changes, S-V curves taken at an energy of 4.5 keV corresponding to positrons implanted into the silicon at a region close to the Si/Si02 interface are shown in Fig. 2 . At 4.5 keV about lo%, 20%, and 70% of the incident positrons would be deposited in the Al, the oxide, and the Si substrate, respectively.
The same qualitative behavior is observed for n-and p-type samples in Figs. 1 and 2 . Negative gate bias accel- erates the positrons in the Si toward the Si/Si02 interface, so that the S parameter is expected to reflect a larger component of the interface character (Sint) vs Sb The extent of field-assisted positron diffusion before annihilation is indicated by the depth range which is bias dependent in Fig. 1 , i.e., about 1 pm. The behavior of the S-V curves can be explained by considering the fraction of positrons arriving at the Si/Si02 interface from the silicon side. First consider the S-V curve (Fig. 2) for the n-type MOS (symbol Cl). For large positive Vo, the n-type MOS is in strong accumulation and a small electric field pointing away from the Si/Si02 interface will be created which can then drive positrons to the neutral Si region. As Vo is reduced slowly to fiatband voltage, Vfb, ( -0.35 V from C-V measurement), the electric field diminishes gradually. As a result more positrons diffuse to the interface resulting in a lower S parameter.
One would expect the S values to saturate for Vo < -1.5 V, the range in which strong inversion conditions occur and the field in the Si remains unaffected by bias. The increase of S observed with more negative V, is assumed here to be caused by hole occupancy at the Si/Si02 interface. The holes are supplied from the Si. The saturation of the S-V curve could then be explained by filling most of the available interfacial sites. No distinction is made here between interface states or traps which provide a hole occupation site.
The analysis for the n-type sample can be applied analogously to the p-type sample. For p-type, as Vo is made more negative after Vn,, accumulation is started. The small interface-oriented electric field in the accumulation region favors transport of positrons to the interface. The competition between the enhanced transport and the minimum amount of hole saturation required to produce a high S parameter causes a further drop in the S-V curve (at a more negative P'o) before the S parameter started to increase. The reasoning used for explaining the high rise in S parameter for the n-type sample can be equally well repeated here for the p-type sample as due to the saturation of the interface defects with holes. Thus in both cases the trap centers are showing the same behavior.
Results for FG annealed samples are consistent with the trapping of holes at Si/SiOZ interface hypothesis. Since FG anneal reduces midgap Dit (8 X 10" to 8 X lo9 for iz type and 3.8 x 10" to 1.3 X 10" forp type in our samples), we expect lower S values at negative Vo where now fewer defects sites would be present; this is indeed the observation in Fig. 2 .
At a temperature of 35 K, the minority generation time in the dark is long ( > 20 h) so that a deep-depletion condition can be sustained for a long time. For n type in deep depletion there are no holes yet at the interface. The S-V curve ( 0 > of the n-type no-anneal sample in deep depletion at 35 K is shown in Fig. 2 . The S values stay low at large -Vo. When the sample is illuminated with light to reach the inversion-depletion condition, the S values increase so that an S-V curve similar to that of the roomtemperature curve (Cl) is obtained. The hole saturation at Si/SiOZ interface sites hypothesis is consistent with this transition behavior.
A strong support for the hole saturation at Si/SiOZ interface model is obtained from the S-T curve, measured in the dark at room temperature, of the n-type no-anneal MOS shown on the left of Fig. 3 (symbol 0 ) which depicts the transition from deep depletion (nonequilibrium, before holes saturate the interface) to strong inversion (by holes at the interface) at a bias of -10 V and an incident energy of 4.5 keV. As interfacial trapping of holes increases with time, a corresponding change in the S-T curve occurs. The minority response time derived from the S-T curve is confirmed by a capacitance-time measurement (right curve, symbol 0 in Fig. 3 ) performed on the same sample (at a Vo of -8 V). The reversibility of the S-T measurement is confirmed by repetition of the deep depletion to inversion-depletion transition by changing Vo swiftly to zero and then back to -10 V, as shown at t= -76 min (see Fig. 3 ).
In conclusion, positron annihilation in MOS has been studied under various bias conditions and found to be con- 
